An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

Farbod Behbahani John Leete Alexandre Kral Shahrzad Tadjpour Karapet Khanoyan Paul J. Chang Hooman Darabi Maryam Rofougaran Satoshi Tanaka and Asad Abidi

Integrated Circuits & Systems Laboratory Electrical Engineering Department University of California, Los Angeles







UCLA - ICSL-

System Descriptions (Continued)

- Transmit power control.
- Frequency hop to decrease power density (FCC regulation) and provide frequency diversity.
- Single hop (peer to peer) system.
- Use every channel in each cell (and not every other channel).



UCLA - ICSL Effects of System Spec on System Design 1 - Adaptive Data Rate



Table 1:

Modulation	Signal Levels (I & Q)		Max/Min Power	Dynamic Power (dB)	SNR @ BER=1E-6
4-QAM	±	1	1/1	0	13.5 dB
16-QAM	±	1,3	9/1	9.5	20.4 dB
64-QAM	± 1,3,5,7		49/1	17	26.5 dB

System issues: 64 QAM → High linearity + Low noise
 → High dynamic range.







- Beam direction is electrically set by adjusting gains and phase shifts.
- Reduces the interference and multipath.
- Requires duplicate analog branches (the same number as antennas).
- Isolation problem between paths.









- Highly integrated, minimum off-chip components, highly reliable
- No out-of-channel image and LO leakage.
- RF fast frequency hopping.







Wideband Polyphase Filters





UCLA ICSL

- Wideband image rejection can be obtained with staggering several polyphase stages.
- Loss of the N polyphase stages is (N-1)x3 dB.
- The wider the polyphase, the more lossy it is.
- For 60 dB image rejection, 0.1% matching between polyphase components is required.



UCLA = ICSL =

Supporting Variable BW

- Off-chip SAW filter bank:
 - Requires off-chip components (6 for each path!), UNACCEPTABLE.
- Using oversampling properties:
 - Constant A/D clock frequency (40 MHz).
 - Constant IF BPF bandwidth, 10 MHz (4 time oversampling).
 - Lower signal BW \rightarrow Higher oversampling rate \rightarrow Lower noise density.
 - Excess BW in BPF → High interference.
 - Noise reduction \cong Interference increase \rightarrow Constant dynamic range.
 - Requires complicated digital front-end.
- Variable BW BPF:
 - Requires Variable BW analog BPF.
 - Switch capacitor filter for easy BW scaling.













- BW and center frequency of the g_m-C BPF scales with switching filter capacitors.
- Capacitors and the power consumption of the IF g_m-C filter are tunable.
- Large desired signal \rightarrow Smaller g_m, higher noise, and lower power dissipation.
- A/D power dissipation and number of bits can be optimized for each BW and constellation.











UCLA - ICSL-

Power Amplifier Issues

• Specifications:

- Maximum output power = 20 mW
- Off-channel leakage < -50 dBc
- Power control > 30 dB

General methods:

- Pre-distortion circuits to compensate the non-linearity.
- Use closed loop techniques to measure the non-linearity and compensating it.
- Simple linearizing techniques.
- **Performance criteria:** Efficiency.



UCLA - ICSL

Power Amp: (Continued)

- Examining the basic CMOS linearity properties.
 - Device input characteristics:
 - High bias voltage for V_{GS} is desired.
 - With V_{GS} (bias) = 2:

60 dB linearity → Input swing < 0.2 volt

- Device output Characteristics:
 - High bias voltage for V_{DS} is desired.
 - With V_{DS} (bias) =2.3:

60 dB linearity \rightarrow Output swing < 0.15 volt.

• Output required swing:

Differential swing on the 50 ohm load = 1volt peak

• **Result :** *Cascode* stage is required to decrease the swing on the gain Transistor.







UCLA = ICSL

Power Mixer

Pros

- Linearity is achieved by baseband feed back.
- If the switching part is switched hard, it doesn't add to nonlinearity.
- Devices can be much smaller.
- Total power consumption may be lower.
- Feed back eliminates 2'nd harmonics of the baseband as well.

Cons

- 4 dB of mixing loss.
- Has larger device sizes.
- Requires higher LO power.
- Probably requires higher supply voltage.





- Phase noise limited by 1/f noise of the devices.
- Coupling through MOSs which consumes power and generates 1/f noise.

- capacitors (lower 1/f noise)Additional power consumption in
- core transistors (larger devices and higher g_m, lower noise)





UCLA • ICSL
Second AGC
0 ~ 80 dB gain with 5 stages.
Output power = 5 dBm.
90 dB gain ↔
20 dB NF & 59 dB output linearity.
50 dB gain ↔
45 dB output linearity.
0 dB gain ↔

34 dB NF & 50 dB output linearity.

- High gain block turns off at low gain and low gain block turns off at high gain.
- Bias current: 6~12 mA



UCLA - ICSL-

Impact & Achievements

- Demonstrate the capabilities of CMOS for 2.4 GHz band. Significant contribution to the definition of a new superior MOS model for industrial standard.
- Develope a highly linear, wide dynamic range, low noise CMOS transceiver:

Tight specifications for building blocks demand innovative design leading to new techniques or significant improvements in the current techniques for each block.

- Achieve ultimate performance of the quadrature architecture.
- Highly integrated circuit. Minimum off-chip components. Highly reliable (fewer components for the whole system).